

What Is Claimed Is:

1 1. An electrical circuit comprising:

2 a low voltage transistor provided in a high voltage environment, said high voltage
3 environment being characterized by a high supply voltage, said low voltage transistor
4 containing a plurality of terminals, said low voltage transistor being designed to operate at
5 a low cross terminal voltage, wherein said low cross terminal voltage is lower than said high
6 supply voltage, one of said plurality of terminals of said low voltage transistor also receiving
7 a voltage at least substantially equaling said high supply voltage.

1 2. The electrical circuit of claim 1, wherein said low voltage transistor is provided in
2 a path of an input signal being processed by said electrical circuit such that said input signal
3 can be processed quickly.

1 3. The electrical circuit of claim 2, further comprising a second low voltage transistor
2 provided at an output node of said electrical circuit.

1 4. The electrical circuit of claim 3, wherein a bulk terminal of said second low voltage
2 transistor is connected to a source terminal of said second low voltage transistor.

1 5. The electrical circuit of claim 4, wherein said second low voltage transistor
2 comprises a PMOS transistor.

1 6. The electrical circuit of claim 3, further comprising a third low voltage transistor

2 having a first terminal connected to said output node, a bulk terminal of said third low voltage
3 transistor being connected to a voltage greater than said low voltage.

1 7. The electrical circuit of claim 6, wherein a gate terminal of said third low voltage
2 transistor is coupled to a clock signal having a high level greater than or equal to said low
3 voltage.

1 8. The electrical circuit of claim 7, wherein said high level of said clock signal is
2 substantially more than said low voltage to provide a high drive strength for said third low
3 voltage transistor, and a low level of said clock signal is greater than or equal to (voltage of
4 said high level - a maximum permissible voltage level of said low voltage transistor).

1 9. The electrical circuit of claim 1, further comprising a clock freeze protect circuit
2 which forces a first node to an acceptable voltage level associated with the operation of said
3 low voltage transistor if a clock signal is stuck at 1 or 0, wherein said first node is also
4 connected to said low voltage transistor.

1 10. The electrical circuit of claim 9, further comprising:
2 a capacitor in one of charged or discharged states when said clock signal is not stuck;
3 and
4 a current source to slowly change said capacitor from said one of charged or
5 discharged states to the other one of said charged or discharged states when said clock signal
6 is stuck.

1 11. The electrical circuit of claim 10, wherein said clock freeze protect circuit
2 comprises:

3 a high static sensor determining whether said clock signal is stuck at 1;

4 a low static sensor determining whether said clock signal is stuck at 0, wherein said
5 low static sensor also comprises said capacitor and said current source;

6 a logic gate generating a stuck-at signal having a first logical value if either said high
7 static sensor determines that said clock signal is stuck at 1 or if said low static sensor
8 determines that said clock signal is stuck at 0, said stuck-at signal having a second logical
9 value otherwise; and

10 a fifth transistor, wherein a gate terminal of said fifth transistor is connected to receive
11 said stuck-at signal, another terminal of said fifth transistor is connected to said first node and
12 yet another terminal of said fifth transistor is connected to a reference voltage such that said
13 acceptable voltage level equals said reference voltage.

1 12. The electrical circuit of claim 11, wherein said fifth transistor comprises a NMOS
2 transistor.

1 13. The electrical circuit of claim 11, wherein said low static sensor comprises:

2 a first switch connected between a second node and said high voltage, wherein said
3 first switch turns on in one logical state of said clock signal and turns off on the other logical
4 state of said clock signal;

5 a second switch connected between said second node and a fourth node, said fourth

6 node being coupled to ground,
7 said capacitor provided between said second node and ground, and said current source
8 being connected between said fourth node and ground, wherein said current source generates
9 a desired amount of current to discharge said capacitor slowly; and
10 an inverter connected to said capacitor at said second node, wherein an output
11 provided by said inverter indicates whether said clock signal is stuck at 0.

1 14. The electrical circuit of claim 1, further comprising a clamping circuit connected
2 to a first node, wherein said first node is also connected to said low voltage transistor, wherein
3 said clamping circuit is designed to ensure that a voltage level at said first node stays within
4 a specified range.

1 15. The electrical circuit of claim 14, wherein said clamping circuit comprises:
2 a high clamping circuit receiving a bias signal and pulling said voltage level at said
3 first node to at least below a maximum permissible voltage level associated with said low
4 voltage transistors if said voltage level at said first node exceeds said maximum permissible
5 voltage level; and
6 a high clamp biasing circuit generating said bias signal.

1 16. The electrical circuit of claim 15, wherein said high clamping circuit comprises:
2 a first transistor designed to be turned on when said voltage level at said first node
3 exceeds said maximum permissible voltage level; and
4 a first current amplifier drawing a substantial amount of current when said first

5 transistor is turned on, which causes said voltage level at said first node to be pulled down to
6 said maximum permissible voltage level.

1 17. The electrical circuit of claim 16, wherein said first transistor comprises a PMOS
2 transistor, wherein a source terminal of said first transistor is connected to said first node, a
3 drain terminal of said first transistor is connected to said current amplifier, and a gate terminal
4 of said first transistor is connected to receive said bias signal from said high clamp biasing
5 circuit, and

6 said first current amplifier is connected to both of said source terminal and said drain
7 terminal of said first transistor.

1 18. The electrical circuit of claim 16, wherein said first current amplifier comprises:
2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to a drain terminal of said third transistor, a gate terminal of said third
4 transistor receiving a third bias voltage, a source terminal of each of said third transistor and
5 said fourth transistor is connected to ground, said drain terminal of said third transistor is
6 connected to a drain terminal of said first transistor, and a drain terminal of said fourth
7 transistor is connected to said source terminal of said first transistor.

1 19. The electrical circuit of claim 18, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 20. The electrical circuit of claim 16, wherein said first current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to each of a drain terminal and a gate terminal of said third transistor,
4 a source terminal of each of said third transistor and said fourth transistor is connected to
5 ground, said drain terminal of said third transistor is connected to a drain terminal of said first
6 transistor, and a drain terminal of said fourth transistor is connected to a source terminal of
7 said first transistor.

1 21. The electrical circuit of claim 20, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 22. The electrical circuit of claim 16, wherein said first current amplifier comprises:
2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to both drain and gate terminals of said third transistor, a source
4 terminal of said fourth transistor is connected to ground, said drain terminal of said third
5 transistor is connected to a drain terminal of said first transistor, and a drain terminal of said
6 fourth transistor is connected to a source terminal of said first transistor; and
7 a resistor connected between a source terminal of said third transistor and ground.

1 23. The electrical circuit of claim 22, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 24. The electrical circuit of claim 15, wherein said high clamp biasing circuit ensures
2 that said bias signal has sufficient strength when said high voltage ramps up.

1 25. The electrical circuit of claim 24, wherein said high clamp biasing circuit
2 comprises:

3 a multiplexor receiving a first bias voltage and a second voltage, and providing said
4 second voltage as said bias signal if a selection signal is of a first logical value and said first
5 bias voltage as said bias signal otherwise; and

6 a comparator generating said selection signal to equal said first logical value if a target
7 voltage generated from said high voltage is below a pre-specified threshold.

1 26. The electrical circuit of claim 25, wherein said target voltage is designed to ramp
2 up slowest among a plurality of target voltages generated from said high voltage.

1 27. The electrical circuit of claim 26, wherein said high clamp biasing circuit further
2 comprises a first voltage divider circuit generating said pre-specified threshold as a fraction
3 of said high voltage.

1 28. The electrical circuit of claim 27, wherein said high clamp biasing circuit further
2 comprises a second voltage divider circuit generating said second voltage as another fraction
3 of said high voltage.

4 29. The electrical circuit of claim 14, wherein said clamping circuit comprises:
5 a low clamping circuit receiving a bias signal and ensuring that voltage level at said
6 first node does not fall below another permissible voltage level associated with the operation

of said low voltage transistor; and
a low clamp biasing circuit generating said bias signal.

30. The electrical circuit of claim 29, wherein said low clamping circuit comprises:
a second transistor designed to be turned on when said voltage level at said first node falls below said another permissible voltage level; and
a second current amplifier drawing a substantial amount of current when said second transistor is turned on, which causes said voltage level at said first node to be kept at least at said another permissible voltage level.

31. The electrical circuit of claim 30, wherein said first transistor comprises a NMOS transistor, wherein a source terminal of said second transistor is connected to said first node, a drain terminal of said second transistor is connected to said second current amplifier, and a gate terminal of said second transistor is connected to receive said bias signal from said low clamp biasing circuit, and
said second current amplifier is connected to both of said source terminal and said drain terminal of said second transistor.

32. The electrical circuit of claim 1, further comprising:
a first portion containing a plurality of low voltage transistors, wherein said first portion receives a first supply voltage suitable for operating said low voltage transistors, said first supply voltage being received on a first path;
a second portion generating a biasing signal using a second supply voltage suitable for

6 said high voltage environment;
7 a regulator receiving said biasing signal and generating said first supply voltage on
8 said first path based on a third supply voltage; and
9 a supply sequencing adjusting circuit pulling down voltage level of said first path to
10 an acceptable voltage level for said plurality of low voltage transistors until said second
11 supply voltage ramps up to a pre-specified level.

1 33. The electrical circuit of claim 32, wherein said supply sequencing adjusting circuit
2 comprises:
3 a transistor pulling down voltage level of said first path to an acceptable voltage level
4 if a pull down signal is of a first logical value and pulling down voltage level of said first path
5 to said first supply voltage otherwise; and
6 a comparator generating said pull down signal to equal said first logical value if said
7 second supply voltage is below a pre-specified level.

1 34. The electrical circuit of claim 33, wherein said supply sequencing adjusting circuit
2 further comprises a voltage divider circuit generating said pre-specified threshold as a fraction
3 of said third supply voltage.

1 35. A clock freeze protect circuit detecting whether a clock signal is stuck, said clock
2 freeze protect circuit further comprising:
3 a capacitor in one of charged or discharged states when said clock signal is not stuck;
4 and

5 a current source to slowly change said capacitor from said one of charged or
6 discharged states to the other one of said charged or discharged states when said clock signal
7 is stuck.

1 36. The clock freeze protect circuit of claim 35, further comprises:

2 a high static sensor determining whether said clock signal is stuck at 1;

3 a low static sensor determining whether said clock signal is stuck at 0, wherein said
4 low static sensor also comprises said capacitor and said current source;

5 a logic gate generating a stuck-at signal having a first logical value if either said high
6 static sensor determines that said clock signal is stuck at 1 or if said low static sensor
7 determines that said clock signal is stuck at 0, said stuck-at signal having a second logical
8 value otherwise; and

9 a fifth transistor, wherein a gate terminal of said fifth transistor is connected to receive
10 said stuck-at signal, another terminal of said fifth transistor is connected to said first node and
11 yet another terminal of said fifth transistor is connected to a reference voltage such that said
12 acceptable voltage level equals said reference voltage.

1 37. The clock freeze protect circuit of claim 36, wherein said fifth transistor comprises

2 a NMOS transistor.

1 38. The clock freeze protect circuit of claim 36, wherein said low static sensor
2 comprises:

3 a first switch connected between a second node and said high voltage, wherein said

4 first switch turns on in one logical state of said clock signal and turns off on the other logical
5 state of said clock signal;

6 a second switch connected between said second node and a fourth node, said fourth
7 node being coupled to ground,

8 said capacitor provided between said second node and ground, and said current source
9 being connected between said fourth node and ground, wherein said current source generates
10 a desired amount of current to discharge said capacitor slowly; and

11 an inverter connected to said capacitor at said second node, wherein an output
12 provided by said inverter indicates whether said clock signal is stuck at 0.

1 39. An electrical circuit comprising:

2 a low voltage transistor designed for operation at a low voltage and having a maximum
3 permissible voltage, said low voltage transistor containing a plurality of terminals including
4 a first terminal, said low voltage transistor being connected to a first higher voltage, wherein
5 said first higher voltage is greater than said low voltage, wherein a cross terminal voltage
6 between said first terminal and each of the remaining terminal is constrained to not exceed
7 said maximum permissible voltage.

1 40. The electrical circuit of claim 39, wherein said first higher voltage comprises a
2 substantial fraction of high supply voltage associated with a high voltage environment.

1 41. The electrical circuit of claim 40, further comprising a high voltage transistor
2 designed for operation at said high supply voltage.

1 42. The electrical circuit of claim 41, wherein said low voltage transistor comprises
2 a PMOS transistor, wherein a bulk terminal of said PMOS transistor is connected to a source
3 terminal of said PMOS transistor, wherein both of said bulk terminal and said source terminal
4 are coupled to receive a slightly less voltage than said high supply voltage.

1 43. The electrical circuit of claim of claim 41, wherein said low voltage transistor
2 comprises a PMOS transistor, wherein a bulk terminal of said PMOS transistor is connected
3 to a voltage slightly higher than said low voltage.

1 44. The electrical circuit of claim 43, wherein said bulk terminal is connected to 2.1 V
2 and said low voltage equals 1.8V.

1 45. The electrical circuit of claim 41, wherein a source terminal of said low voltage
2 transistor is connected to said high supply voltage, a gate terminal of said low voltage
3 transistor is connected to receive a clock signal having a high level slightly greater than or
4 equal to said low voltage.

1 46. The electrical circuit of claim 45, wherein said low voltage transistor comprises
2 a NMOS transistor, wherein said high level of said clock signal is substantially more than said
3 low voltage to provide a high drive strength for said low voltage transistor, and a low level
4 of said clock signal is greater than or equal to (voltage of said high level - a maximum
5 permissible voltage level of said low voltage transistor).

1 47. The electrical circuit of claim 46, wherein said low voltage equals 1.8V, said
2 maximum permissible voltage equals 2.4 V, said high level equals 2.5V, and said low voltage
3 equals 0.5V.

1 48. An electrical circuit comprising:
2 a low voltage transistor designed for operation at a low voltage, said low voltage
3 transistor comprising a plurality of terminals including a first terminal and a second terminal,
4 a higher voltage being applied on said first terminal, wherein said higher voltage is greater
5 than said low voltage; and
6 a clamping circuit ensuring that a voltage level on a path coupled to said second
7 terminal is within a specified range to avoid damaging said low voltage transistor.

1 49. The electrical circuit of claim 48, wherein said low voltage transistor is provided
2 in a high voltage environment.

1 50. The electrical circuit of claim 49, wherein said low voltage equals 1.8V and said
2 specified range equals 0.6V to 2.4V.

1 51. An electrical circuit comprising:
2 a low voltage NMOS transistor designed for operation at a low voltage, a gate terminal
3 of said low voltage NMOS transistor being connected to a clock signal having a high level
4 greater than said low voltage to provide a high drive strength to said low voltage NMOS

5 transistor.

1 52. The electrical circuit of claim 51, wherein said low voltage NMOS transistor is
2 characterized by a maximum permissible voltage, wherein said high level is greater than said
3 maximum permissible voltage.

1 53. The electrical circuit of claim 52, further comprising a clock generator for
2 generating said clock signal, said clock generator comprising an inverter, said inverter
3 comprising a second low voltage NMOS transistor and a second low voltage PMOS
4 transistor, wherein said high level is provided on a source terminal of said second low voltage
5 PMOS transistor and a voltage equaling a low level of said clock signal is provided on a
6 source terminal of said second low voltage NMOS transistor, wherein said low level is greater
7 than or equal to (voltage of said high level - a maximum permissible voltage level of said low
8 voltage transistor) to ensure that cross terminal voltages in each of said second low voltage
9 NMOS transistor and said second low voltage PMOS transistor is in an acceptable range.

1 54. An electrical circuit comprising:
2 a first portion implemented as a high voltage environment and receiving a clock signal,
3 said first portion containing a low voltage transistor designed for operation at a low voltage;
4 and
5 a clock freeze protect circuit ensuring that a voltage level on a path coupled to said
6 first portion is within an acceptable voltage level if said clock signal is stuck.

1 55. The electrical circuit of claim 54, wherein said clock freeze protect circuit
2 comprises:

3 a capacitor in one of charged or discharged states when said clock signal is not stuck;
4 and

5 a current source to slowly change said capacitor from said one of charged or
6 discharged states to the other one of said charged or discharged states when said clock signal
7 is stuck.

1 56. The electrical circuit of claim 55, wherein said first portion comprises a sample
2 and hold amplifier (SHA), wherein said clock freeze protect circuit tri-states said SHA if said
3 clock signal is stuck.

1 57. An electrical circuit comprising:
2 a first portion implemented as a high voltage environment and receiving an input
3 signal, said first portion containing a low voltage transistor designed for operation at a low
4 voltage;

5 a bandgap circuit generating a plurality of target voltages based on a high supply
6 voltage, said plurality of target voltages comprising a first target voltage; and

7 a selection circuit receiving said first target voltage, and providing a first voltage
8 derived from said high supply voltage as said input signal when said first target signal is
9 ramping up, said selection circuit providing a signal generated from said first target voltage
10 as said input signal after said first target signal has substantially ramped up.

1 58. The electrical circuit of claim 57, further comprising:

2 a clamping circuit which ensures that the voltage of a path in said first portion is within
3 a specified range, wherein said input signal is provided as a bias signal to said clamping
4 circuit.

1 59. The electrical circuit of claim 58, wherein said selection circuit comprises a

2 comparator which compares a slow one of said plurality of target voltages with a voltage
3 derived from said high supply voltage.

1 60. The electrical circuit of claim 59, wherein said high supply voltage equals 3.3V

2 and said low voltage equals 1.8V.

1 61. An electrical circuit comprising:

2 a first portion containing a plurality of low voltage transistors, wherein said first
3 portion receives a first supply voltage suitable for operating said low voltage transistors, said
4 first supply voltage being received on a first path;

5 a second portion generating a biasing signal using a second supply voltage suitable for
6 a high voltage environment;

7 a regulator receiving said biasing signal and generating said first supply voltage on
8 said first path based on a third supply voltage; and

9 a supply sequencing adjusting circuit pulling down voltage level of said first path to
10 an acceptable voltage level for said plurality of low voltage transistors until said second
11 supply voltage ramps up to a pre-specified level.

1 62. The electrical circuit of claim 61, wherein said supply sequencing adjusting circuit
2 comprises:

3 a transistor pulling down voltage level of said first path to an acceptable voltage level
4 if a pull down signal is of a first logical value and pulling down voltage level of said first path
5 to said first supply voltage otherwise; and

6 a comparator generating said pull down signal to equal said first logical value if said
7 second supply voltage is below a pre-specified level.

1 63. The electrical circuit of claim 62, wherein said supply sequencing adjusting circuit
2 further comprises a voltage divider circuit generating said pre-specified threshold as a fraction
3 of said third supply voltage.

1 64. The electrical circuit of claim 62, wherein said supply sequencing adjustment
2 circuit tri-states said regulator if said pull-down signal is of said first logical value.

1 65. A device comprising:
2 a low voltage transistor in a high voltage environment, wherein said high voltage
3 environment is characterized by a high supply voltage and a voltage equaling said high supply
4 voltage is applied to one of the terminals of said low voltage transistor, and
5 means for constraining cross terminal voltages of said low voltage transistor to
6 substantially less than a maximum permissible voltage for which said low voltage transistor
7 is designed, wherein said maximum permissible voltage is less than said high supply voltage.

1 66. The device of claim 65, wherein said means for constraining does not contain a
2 low voltage regulator which generates said low voltage from said high voltage.

1 67. The device of claim 65, wherein said cross terminal voltages are constrained to
2 not substantially more than a low voltage for which said low voltage transistor is designed.

1 68. A device comprising:
2 a voltage source providing a high supply voltage;
3 a low voltage transistor comprising a plurality of terminals; and
4 means for clamping the voltage at a path coupled to one of said plurality of terminals
5 to a specified range such that none of the cross terminal voltages of said low voltage transistor
6 exceeds a low voltage for which said low voltage transistor is designed for.

1 69. The device of claim 68, wherein said means for clamping receives a bias voltage,
2 said device further comprising:
3 means for ensuring that said bias voltage is at least at a pre-specified voltage level
4 when said high supply voltage is ramping up.

1 70. The device of claim 69, wherein said means for ensuring is operable to:
2 generate a plurality of target voltages based on said high supply voltage, said plurality
3 of target voltages comprising a first target voltage;
4 provide a first voltage derived from said high supply voltage as said bias voltage when

5 said first target signal is ramping up; and
6 provide a signal generated from said first target voltage as said bias voltage after said
7 first target signal has substantially ramped up.

1 71. A device comprising:
2 a voltage source providing a high supply voltage;
3 a low voltage transistor contained in a portion of an electrical circuit, wherein said
4 portion receives a clock signal;
5 means for detecting whether said clock signal is stuck; and
6 means for pulling a voltage level at a node to an acceptable voltage level associated
7 with the operation of said low voltage transistor if said clock signal is stuck, wherein said
8 node is coupled to one of the terminals of said low voltage transistor.

1 72. The device of claim 71, wherein said portion comprises a sample and hold
2 amplifier (SHA), said device further comprising means for tri-stating said SHA if said clock
3 signal is detected to be stuck.

1 73. A device of implementing an device, said device comprising:
2 using a high supply voltage for said device;
3 providing a low voltage transistor in said device, wherein said low voltage transistor
4 is designed to operate at a low voltage which is less than said high supply voltage, wherein
5 a first terminal of said low voltage transistor receives a clock signal;
6 setting a high level of said clock signal to have a voltage greater than said low voltage

7 to provide a high drive strength to said low voltage transistor.

1 74. The device of claim 73, further comprising setting a low level of said clock signal
2 to have a voltage greater than or equal to (voltage of said high level - a maximum permissible
3 voltage level of said low voltage transistor).

1 75. The device of claim 74, wherein said low voltage transistor comprises a NMOS
2 transistor.

1 76. The device of claim 75, wherein said first terminal comprises a gate terminal.

1 77. A device comprising:
2 a low voltage transistor provided in a high voltage environment, said high voltage
3 environment being characterized by a high supply voltage, said low voltage transistor
4 containing a plurality of terminals, said low voltage transistor being designed to operate at
5 a low cross terminal voltage, wherein said low cross terminal voltage is lower than said high
6 supply voltage, one of said plurality of terminals of said low voltage transistor also receiving
7 a voltage at least substantially equaling said high supply voltage.

1 78. The device of claim 77, wherein said low voltage transistor is provided in a path
2 of an input signal being processed by said device such that said input signal can be processed
3 quickly.

1 79. The device of claim 78, further comprising a second low voltage transistor
2 provided at an output node of an electrical circuit contained in said device.

1 80. The device of claim 79, wherein a bulk terminal of said second low voltage
2 transistor is connected to a source terminal of said second low voltage transistor.

1 81. The device of claim 80, wherein said second low voltage transistor comprises a
2 PMOS transistor.

1 82. The device of claim 79, further comprising a third low voltage transistor having
2 a first terminal connected to said output node, a bulk terminal of said third low voltage
3 transistor being connected to a voltage greater than said low voltage.

1 83. The device of claim 82, wherein a gate terminal of said third low voltage transistor
2 is coupled to a clock signal having a high level greater than or equal to said low voltage.

1 84. The device of claim 83, wherein said high level of said clock signal is
2 substantially more than said low voltage to provide a high drive strength for said third low
3 voltage transistor, and a low level of said clock signal is greater than or equal to (voltage of
4 said high level - a maximum permissible voltage level of said low voltage transistor).

1 85. The device of claim 77, further comprising a clock freeze protect circuit which
2 forces a first node to an acceptable voltage level associated with the operation of said low

3 voltage transistor if a clock signal is stuck at 1 or 0, wherein said first node is also connected
4 to said low voltage transistor.

1 86. The device of claim 85, further comprising:
2 a capacitor in one of charged or discharged states when said clock signal is not stuck;
3 and
4 a current source to slowly change said capacitor from said one of charged or
5 discharged states to the other one of said charged or discharged states when said clock signal
6 is stuck.

1 87. The device of claim 86, wherein said clock freeze protect circuit comprises:
2 a high static sensor determining whether said clock signal is stuck at 1;
3 a low static sensor determining whether said clock signal is stuck at 0, wherein said
4 low static sensor also comprises said capacitor and said current source;
5 a logic gate generating a stuck-at signal having a first logical value if either said high
6 static sensor determines that said clock signal is stuck at 1 or if said low static sensor
7 determines that said clock signal is stuck at 0, said stuck-at signal having a second logical
8 value otherwise; and
9 a fifth transistor, wherein a gate terminal of said fifth transistor is connected to receive
10 said stuck-at signal, another terminal of said fifth transistor is connected to said first node and
11 yet another terminal of said fifth transistor is connected to a reference voltage such that said
12 acceptable voltage level equals said reference voltage.

1 88. The device of claim 87, wherein said fifth transistor comprises a NMOS transistor.

1 89. The device of claim 87, wherein said low static sensor comprises:

2 a first switch connected between a second node and said high voltage, wherein said
3 first switch turns on in one logical state of said clock signal and turns off on the other logical
4 state of said clock signal;

5 a second switch connected between said second node and a fourth node, said fourth
6 node being coupled to ground,

7 said capacitor provided between said second node and ground, and said current source
8 being connected between said fourth node and ground, wherein said current source generates
9 a desired amount of current to discharge said capacitor slowly; and

10 an inverter connected to said capacitor at said second node, wherein an output
11 provided by said inverter indicates whether said clock signal is stuck at 0.

1 90. The device of claim 77, further comprising a clamping circuit connected to a first
2 node, wherein said first node is also connected to said low voltage transistor, wherein said
3 clamping circuit is designed to ensure that a voltage level at said first node stays within a
4 specified range.

1 91. The device of claim 90, wherein said clamping circuit comprises:

2 a high clamping circuit receiving a bias signal and pulling said voltage level at said
3 first node to at least below a maximum permissible voltage level associated with said low
4 voltage transistors if said voltage level at said first node exceeds said maximum permissible

5 voltage level; and

6 a high clamp biasing circuit generating said bias signal.

1 92. The device of claim 91, wherein said high clamping circuit comprises:

2 a first transistor designed to be turned on when said voltage level at said first node
3 exceeds said maximum permissible voltage level; and

4 a first current amplifier drawing a substantial amount of current when said first
5 transistor is turned on, which causes said voltage level at said first node to be pulled down to
6 said maximum permissible voltage level.

1 93. The device of claim 92, wherein said first transistor comprises a PMOS transistor,
2 wherein a source terminal of said first transistor is connected to said first node, a drain
3 terminal of said first transistor is connected to said current amplifier, and a gate terminal of
4 said first transistor is connected to receive said bias signal from said high clamp biasing
5 circuit, and

6 said first current amplifier is connected to both of said source terminal and said drain
7 terminal of said first transistor.

1 94. The device of claim 92, wherein said first current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to a drain terminal of said third transistor, a gate terminal of said third
4 transistor receiving a third bias voltage, a source terminal of each of said third transistor and
5 said fourth transistor is connected to ground, said drain terminal of said third transistor is

6 connected to a drain terminal of said first transistor, and a drain terminal of said fourth
7 transistor is connected to said source terminal of said first transistor.

1 95. The device of claim 94, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 96. The device of claim 92, wherein said first current amplifier comprises:
2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to each of a drain terminal and a gate terminal of said third transistor,
4 a source terminal of each of said third transistor and said fourth transistor is connected to
5 ground, said drain terminal of said third transistor is connected to a drain terminal of said first
6 transistor, and a drain terminal of said fourth transistor is connected to a source terminal of
7 said first transistor.

1 97. The device of claim 96, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 98. The device of claim 92, wherein said first current amplifier comprises:
2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to both drain and gate terminals of said third transistor, a source
4 terminal of said fourth transistor is connected to ground, said drain terminal of said third
5 transistor is connected to a drain terminal of said first transistor, and a drain terminal of said
6 fourth transistor is connected to a source terminal of said first transistor; and

7 a resistor connected between a source terminal of said third transistor and ground.

1 99. The device of claim 98, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 100. The device of claim 91, wherein said high clamp biasing circuit ensures that said
2 bias signal has sufficient strength when said high voltage ramps up.

1 101. The device of claim 100, wherein said high clamp biasing circuit comprises:
2 a multiplexor receiving a first bias voltage and a second voltage, and providing said
3 second voltage as said bias signal if a selection signal is of a first logical value and said first
4 bias voltage as said bias signal otherwise; and
5 a comparator generating said selection signal to equal said first logical value if a target
6 voltage generated from said high voltage is below a pre-specified threshold.

1 102. The device of claim 101, wherein said target voltage is designed to ramp up
2 slowest among a plurality of target voltages generated from said high voltage.

1 103. The device of claim 102, wherein said high clamp biasing circuit further
2 comprises a first voltage divider circuit generating said pre-specified threshold as a fraction
3 of said high voltage.

1 104. The device of claim 103, wherein said high clamp biasing circuit further

comprises a second voltage divider circuit generating said second voltage as another fraction of said high voltage.

105. The device of claim 90, wherein said clamping circuit comprises:

a low clamping circuit receiving a bias signal and ensuring that voltage level at said first node does not fall below another permissible voltage level associated with the operation of said low voltage transistor; and

a low clamp biasing circuit generating said bias signal.

106. The device of claim 105, wherein said low clamping circuit comprises:

a second transistor designed to be turned on when said voltage level at said first node falls below said another permissible voltage level; and

a second current amplifier drawing a substantial amount of current when said second transistor is turned on, which causes said voltage level at said first node to be kept at least at said another permissible voltage level.

107. The device of claim 106, wherein said first transistor comprises a NMOS transistor, wherein a source terminal of said second transistor is connected to said first node, a drain terminal of said second transistor is connected to said second current amplifier, and a gate terminal of said second transistor is connected to receive said bias signal from said low clamp biasing circuit, and

said second current amplifier is connected to both of said source terminal and said drain terminal of said second transistor.

1 108. The device of claim 77, further comprising:

2 a first portion containing a plurality of low voltage transistors, wherein said first
3 portion receives a first supply voltage suitable for operating said low voltage transistors, said
4 first supply voltage being received on a first path;

5 a second portion generating a biasing signal using a second supply voltage suitable for
6 said high voltage environment;

7 a regulator receiving said biasing signal and generating said first supply voltage on
8 said first path based on a third supply voltage; and

9 a supply sequencing adjusting circuit pulling down voltage level of said first path to
10 an acceptable voltage level for said plurality of low voltage transistors until said second
11 supply voltage ramps up to a pre-specified level.

1 109. The device of claim 108, wherein said supply sequencing adjusting circuit
2 comprises:

3 a transistor pulling down voltage level of said first path to an acceptable voltage level
4 if a pull down signal is of a first logical value and pulling down voltage level of said first path
5 to said first supply voltage otherwise; and

6 a comparator generating said pull down signal to equal said first logical value if said
7 second supply voltage is below a pre-specified level.

1 110. The device of claim 109, wherein said supply sequencing adjusting circuit
2 further comprises a voltage divider circuit generating said pre-specified threshold as a fraction

3 of said third supply voltage.

1 111. The device of claim 110, further comprises:
2 an analog to digital converter comprising a plurality of low voltage transistors, wherein
3 said plurality of low voltage transistors comprises said low voltage transistor.

1 112. The device of claim 111, wherein said device comprises a wireless base station,
2 said device further comprising:
3 an antenna receiving an external signal; and
4 an analog processor processing said external signal to generate said input signal.

1 113. A method of implementing an electrical circuit, said method comprising:
2 providing a low voltage transistor in a high voltage environment, wherein said high
3 voltage environment is characterized by a high supply voltage and a voltage equaling said
4 high supply voltage is applied to one of the terminals of said low voltage transistor; and
5 constraining cross terminal voltages of said low voltage transistor to substantially less
6 than a maximum permissible voltage for which said low voltage transistor is designed,
7 wherein said maximum permissible voltage is less than said high supply voltage.

1 114. The method of claim 113, wherein said constraining is performed without using
2 a low voltage regulator which generates said low voltage from said high voltage.

1 115. The method of claim 113, wherein said cross terminal voltages are constrained

2 to not substantially more than a low voltage for which said low voltage transistor is designed.

1 116. A method of implementing an electrical circuit with a high SNR and a high
2 throughput performance, wherein said electrical circuit is designed to process an input signal
3 and generate an output signal, said method comprising:

4 using a high supply voltage for said electrical circuit; and

5 providing a low voltage transistor in a path from said input signal to said output signal,
6 wherein said low voltage transistor provides said high throughput performance and wherein
7 said use of high supply voltage enables providing said high SNR.

1 117. The method of claim 116, wherein said low voltage equals 3.3 V and said high
2 supply voltage equals 1.8V.

1 118. The method of claim 116, wherein said input signal comprises an analog signal.

1 119. The method of claim 116, wherein said output signal comprises an analog signal.

1 120. A method of implementing an electrical circuit, said method comprising:
2 using a high supply voltage for said electrical circuit; and
3 providing a low voltage transistor in said electrical circuit, wherein said low voltage
4 transistor is not operated using a low voltage signal generated by a voltage regulator.

1 121. A method of implementing an electrical circuit, said method comprising:

2 using a high supply voltage for said electrical circuit;
3 providing a low voltage transistor in said electrical circuit, wherein said low voltage
4 transistor comprises a plurality of terminals; and
5 clamping the voltage at a path coupled to one of said plurality of terminals to a
6 specified range such that none of the cross terminal voltages of said low voltage transistor
7 exceeds a low voltage for which said low voltage transistor is designed for.

1 122. The method of claim 121, wherein a clamping circuit is used to perform said
2 clamping, said clamping circuit receiving a bias voltage, said method further comprising:
3 ensuring that said bias voltage is at least at a pre-specified voltage level when said high
4 supply voltage is ramping up.

1 123. The method of claim 122, wherein said ensuring comprises:
2 generating a plurality of target voltages based on said high supply voltage, said
3 plurality of target voltages comprising a first target voltage;
4 providing a first voltage derived from said high supply voltage as said bias voltage
5 when said first target signal is ramping up; and
6 providing a signal generated from said first target voltage as said bias voltage after said
7 first target signal has substantially ramped up.

1 124. A method of implementing an electrical circuit, said method comprising:
2 using a high supply voltage for said electrical circuit;
3 providing a low voltage transistor in said electrical circuit, wherein at least a portion

4 of said electrical circuit receives a clock signal;
5 detecting whether said clock signal is stuck; and
6 pulling a voltage level at a node to an acceptable voltage level associated with the
7 operation of said low voltage transistor if said clock signal is stuck, wherein said node is
8 coupled to one of the terminals of said low voltage transistor.

1 125. The method of claim 124, wherein said portion comprises a sample and hold
2 amplifier (SHA), said method further comprising tri-stating said SHA if said clock signal is
3 detected to be stuck.

1 126. A method of implementing an electrical circuit, said method comprising:
2 using a high supply voltage for said electrical circuit;
3 providing a low voltage transistor in said electrical circuit, wherein said low voltage
4 transistor is designed to operate at a low voltage which is less than said high supply voltage,
5 wherein a first terminal of said low voltage transistor receives a clock signal;
6 setting a high level of said clock signal to have a voltage greater than said low voltage
7 to provide a high drive strength to said low voltage transistor.

1 127. The method of claim 126, further comprising setting a low level of said clock
2 signal to have a voltage greater than or equal to (voltage of said high level - a maximum
3 permissible voltage level of said low voltage transistor).

1 128. The method of claim 127, wherein said low voltage transistor comprises a

2 NMOS transistor.

1 129. The method of claim 128, wherein said first terminal comprises a gate terminal.

1 130. A method of implementing an electrical circuit, said method comprising:
2 including a plurality of low voltage transistors in a first portion, wherein said first
3 portion receives a first supply voltage suitable for operating said low voltage transistors, said
4 first supply voltage being received on a first path;
5 generating a biasing signal using a second supply voltage suitable for a high voltage
6 environment;
7 generating said first supply voltage on said first path based on a third supply voltage
8 and said biasing signal;
9 determining whether said second supply voltage is ramped up to a pre-specified level;
10 and
11 pulling down a voltage level of said first path to an acceptable voltage level for said
12 plurality of low voltage transistors until said second supply voltage ramps up to said pre-
13 specified level.

1 131. A high clamping circuit ensuring that a voltage level at a node is below an upper
2 limit, said high clamping circuit comprising:
3 a NMOS transistor drawing a substantial amount of current from said node when said
4 voltage level at said node is greater than or equal to said upper limit.

1 132. The high clamping circuit of claim 131, further comprising a PMOS transistor
2 which is turned on when said voltage level at said node is greater than or equal to said upper
3 limit, wherein turning on of said PMOS transistor causes said NMOS transistor to draw said
4 substantial amount of current.

1 133. A clamping circuit ensuring that a voltage level at a node is within a specified
2 range, said clamping circuit comprising:

3 a first transistor designed to be turned on when said voltage level is outside of said
4 specified range; and

5 a current amplifier drawing a substantial amount of current from said node when said
6 first transistor is turned on, which causes said voltage level at said node to be pulled to within
7 said specified range.

1 134. The clamping circuit of claim 133, further comprising a biasing circuit
2 generating a bias signal to a gate terminal of said first transistor, wherein a voltage level of
3 said bias signal is determined by an upper limit or a lower limit of said specified range.

1 135. The clamping circuit of claim 134, wherein said first transistor and said current
2 amplifier are contained in a high clamping circuit which clamps said voltage to said upper
3 limit of said specified range, wherein said voltage level of said bias signal is determined by
4 said upper limit,

5 wherein said first transistor comprises a PMOS transistor, wherein a source terminal
6 of said first transistor is connected to said node, a drain terminal of said first transistor is

7 connected to said current amplifier, and

8 said current amplifier is connected to both of said source terminal and said drain
9 terminal of said first transistor.

1 136. The clamping circuit of claim 134, wherein said current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to a drain terminal of said third transistor, a gate terminal of said third
4 transistor receiving a third bias voltage, a source terminal of each of said third transistor and
5 said fourth transistor is connected to ground, said drain terminal of said third transistor is
6 connected to a drain terminal of said first transistor, and a drain terminal of said fourth
7 transistor is connected to said source terminal of said first transistor.

1 137. The clamping circuit of claim 136, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 138. The clamping circuit of claim 134, wherein said current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to each of a drain terminal and a gate terminal of said third transistor,
4 a source terminal of each of said third transistor and said fourth transistor is connected to
5 ground, said drain terminal of said third transistor is connected to a drain terminal of said first
6 transistor, and a drain terminal of said fourth transistor is connected to a source terminal of
7 said first transistor.

1 139. The clamping circuit of claim 138, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 140. The clamping circuit of claim 134, wherein said current amplifier comprises:
2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to both drain and gate terminals of said third transistor, a source
4 terminal of said fourth transistor is connected to ground, said drain terminal of said third
5 transistor is connected to a drain terminal of said first transistor, and a drain terminal of said
6 fourth transistor is connected to a source terminal of said first transistor; and
7 a resistor connected between a source terminal of said third transistor and ground.

1 141. The clamping circuit of claim 140, wherein each of said third transistor and said
2 fourth transistor comprises a NMOS transistor.

1 142. The clamping circuit of claim 134, wherein said first transistor and said current
2 amplifier are contained in a low clamping circuit which clamps said voltage to said lower
3 limit of said specified range, wherein said voltage level of said bias signal is determined by
4 said lower limit, wherein said first transistor comprises a NMOS transistor, wherein a source
5 terminal of said first transistor is connected to said node, a drain terminal of said first
6 transistor is connected to said current amplifier, and said current amplifier is connected to
7 both of said source terminal and said drain terminal of said first transistor.

1 143. A device comprising:

2 a high clamping circuit ensuring that a voltage level at a node is below an upper limit,
3 said high clamping circuit comprising a NMOS transistor drawing a substantial amount of
4 current from said node when said voltage level at said node is greater than or equal to said
5 upper limit.

1 144. The device of claim 143, further comprising a PMOS transistor which is turned
2 on when said voltage level at said node is greater than or equal to said upper limit, wherein
3 turning on of said PMOS transistor causes said NMOS transistor to draw said substantial
4 amount of current.

1 145. A device comprising:
2 a clamping circuit ensuring that a voltage level at a node is within a specified range,
3 said clamping circuit comprising:
4 a first transistor designed to be turned on when said voltage level is outside of
5 said specified range; and
6 a current amplifier drawing a substantial amount of current from said node
7 when said first transistor is turned on, which causes said voltage level at said node to
8 be pulled to within said specified range.

1 146. The device of claim 145, wherein said clamping circuit further comprises a
2 biasing circuit generating a bias signal to a gate terminal of said first transistor, wherein a
3 voltage level of said bias signal is determined by an upper limit or a lower limit of said
4 specified range.

1 147. The device of claim 146, wherein said first transistor and said current amplifier
2 are contained in a high clamping circuit which clamps said voltage to said upper limit of said
3 specified range, wherein said voltage level of said bias signal is determined by said upper
4 limit,

5 wherein said first transistor comprises a PMOS transistor, wherein a source terminal
6 of said first transistor is connected to said node, a drain terminal of said first transistor is
7 connected to said current amplifier, and

8 said current amplifier is connected to both of said source terminal and said drain
9 terminal of said first transistor.

1 148. The device of claim 146, wherein said current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to a drain terminal of said third transistor, a gate terminal of said third
4 transistor receiving a third bias voltage, a source terminal of each of said third transistor and
5 said fourth transistor is connected to ground, said drain terminal of said third transistor is
6 connected to a drain terminal of said first transistor, and a drain terminal of said fourth
7 transistor is connected to said source terminal of said first transistor.

1 149. The device of claim 148, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 150. The device of claim 146, wherein said current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to each of a drain terminal and a gate terminal of said third transistor,
4 a source terminal of each of said third transistor and said fourth transistor is connected to
5 ground, said drain terminal of said third transistor is connected to a drain terminal of said first
6 transistor, and a drain terminal of said fourth transistor is connected to a source terminal of
7 said first transistor.

1 151. The device of claim 150, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 152. The device of claim 146, wherein said current amplifier comprises:

2 a third transistor and a fourth transistor, wherein a gate terminal of said fourth
3 transistor is connected to both drain and gate terminals of said third transistor, a source
4 terminal of said fourth transistor is connected to ground, said drain terminal of said third
5 transistor is connected to a drain terminal of said first transistor, and a drain terminal of said
6 fourth transistor is connected to a source terminal of said first transistor; and
7 a resistor connected between a source terminal of said third transistor and ground.

1 153. The device of claim 152, wherein each of said third transistor and said fourth
2 transistor comprises a NMOS transistor.

1 154. The device of claim 146, wherein said first transistor and said current amplifier
2 are contained in a low clamping circuit which clamps said voltage to said lower limit of said

3 specified range, wherein said voltage level of said bias signal is determined by said lower
4 limit, wherein said first transistor comprises a NMOS transistor, wherein a source terminal
5 of said first transistor is connected to said node, a drain terminal of said first transistor is
6 connected to said current amplifier, and said current amplifier is connected to both of said
7 source terminal and said drain terminal of said first transistor.

1 155. The device of claim 154, wherein said device comprises a wireless base station,
2 said device further comprising:

3 an antenna receiving an external signal; and

4 an analog processor processing said external signal.